

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

**UNITED STATES DISTRICT COURT
CENTRAL DISTRICT OF CALIFORNIA
SOUTHERN DIVISION**

**LIMESTONE MEMORY SYSTEMS LLC,
a California Limited Liability Company,**

Plaintiff,

vs.

MICRON TECHNOLOGY, INC., et al,

Defendants.

Case No.: 8:15-cv-00278-DOC (KESx)
8:15-cv-00648-DOC (KESx)
8:15-cv-00650-DOC (KESx)
8:15-cv-00652-DOC (KESx)
8:15-cv-00653-DOC (KESx)
8:15-cv-00654-DOC (KESx)
8:15-cv-00658-DOC (KESx)

CLAIMS CONSTRUCTION ORDER

1
2 **I. INTRODUCTION**

3 In this action, plaintiff Limestone Memory Systems, LLC (“Limestone”) accuses
4 Defendants of infringing three patents, each related to dynamic random-access memory
5 (“DRAM”) technologies. Specifically, Limestone asserts claims 1 and 2 of U.S. Patent
6 No. 5,805,504 (“the ’504 Patent”), claim 3 of U.S. Patent No. 6,233,181 (“the ’181
7 Patent”), and claims 13–14 of U.S. Patent No. 6,697,296 (“the ’296 Patent”). Defendants
8 have denied infringement and asserted various defenses, including that several of the
9 asserted claims are invalid, because the claims language is indefinite.

10 **II. LEGAL STANDARDS FOR CLAIM CONSTRUCTION**

11 **A. Terms Must Be Construed as Understood Within the Field of**
12 **the Invention**

13 Claims construction consists of determining the meaning of the sometimes terse or
14 unfamiliar words used in patent claims. *Gart v. Logitech, Inc.*, 254 F.3d 1334, 1339 (Fed.
15 Cir. 2001). Claim construction is a matter of law for the Court. *Markman v. Westview*
16 *Instr., Inc.*, 52 F.3d 967, 977 (Fed. Cir. 1995) (en banc), *aff’d*, 517 U.S. 370 (1996). “When
17 the parties present a fundamental dispute regarding the scope of a claim term, it is the
18 court’s duty to resolve it.” *O2 Micro Intern. Ltd. v. Beyond Innovation Tech. Co.*, 521 F.
19 3d 1351, 1362 (Fed. Cir. 2008).

20 As the Federal Circuit has observed, claims construction must begin from the proper
21 starting point:

22 Th[e] starting point is ... the well-settled understanding that inventors are
23 typically persons skilled in the field of the invention and that *patents are*
24 *addressed to and intended to be read by others of skill in the pertinent art.*
25 See *Verve, LLC v. Crane Cams, Inc.*, 311 F.3d 1116, 1119 (Fed.Cir.2002)
26 (patent documents are meant to be “a concise statement for persons in the
27 field”).
28

1 *Phillips v. AWH Corp.*, 415 F.3d 1303, 1312-13 (Fed. Cir. 2005) (en banc) (emphasis
2 added). In other words, “[t]he descriptions in patents are not addressed to the public
3 generally, to lawyers or to judges, but, as section 112 says, to those skilled in the art to
4 which the invention pertains or with which it is most nearly connected.” *Id.*, quoting *In re*
5 *Nelson*, 47 C.C.P.A. 1031, 280 F.2d 172, 181 (1960).

6 Courts therefore strive to understand claim terms according to their ordinary and
7 customary meaning *as used in the field of invention*. *Vitronics Corp. v. Conceptronic, Inc.*,
8 90 F.3d 1576, 1582 (Fed. Cir. 1996). The focus is on “what one of ordinary skill in the art
9 at the time of the invention would have understood the term to mean.” *Markman*, 52 F.3d
10 at 986. A person of ordinary skill in the art (or “POSITA”) is “deemed to read the claim
11 term not only in the context of the particular claim in which the disputed term appears, but
12 in the context of the entire patent, including the specification.” *Phillips*, 415 F.3d at 1313.
13 The parties offer similar descriptions of the level of skill in the art for each of the patents-
14 in-suit. (Khatri Decl. ¶ 20–25; Rhyne Decl. ¶ 18–22; Pedram Inv. Rep ¶¶ 56–57.) Further,
15 the parties have stipulated to the appointment of a Special Technical Master, Dr. Nader
16 Bagherzadeh, to assist the Court in determining how a POSITA would understand the
17 technical terms in the disputed claim language.

18 “In some cases, the ordinary meaning of claim language ... may be readily apparent
19 even to lay judges, and claim construction in such cases involves little more than the
20 application of the widely accepted meaning of commonly understood words.” *Id.* at 1314.
21 For instance, terms such as “above,” “below,” “surrounding,” etc. are not technical terms
22 requiring any particular skill in the subject field. Likewise, the meaning of some terms of
23 degree (“close,” “approximately,” “substantial”) are often readily apparent from the
24 context of the surrounding claim language and may be deemed unambiguous so as to render
25 analysis or interpretation to be unnecessary. *Genes Industry, Inc. v. Advanced Components*
26 *Specialist, Inc.* 2005 WL 6287758 at *3 (C.D. Cal. June 22, 2005) (concluding that “[t]he
27 term ‘at least’ does not need to be construed differently than its ordinary, common usage”).
28

1 Here, there are several instances in which one of the parties asserts that a disputed
2 claim terms is unambiguous and requires no construction, while the other party argues that
3 the term has a specialized meaning. In such cases, the initial step in the Court’s analysis is
4 to determine whether construction of the language is necessary in the first place.

5 **B. Sources for Deriving Claim Meaning**

6 **1. Intrinsic Evidence**

7 Once it is determined that claim language must be construed, the court looks to three
8 primary sources: the claims, the specification, and the prosecution history. Collectively,
9 these are often referred to as “intrinsic evidence.” *Markman*, 52 F.3d at 979.

10 The Federal Circuit has emphasized that “the claims of a patent define the invention
11 to which the patentee is entitled the right to exclude.” *Phillips*, 415 F.3d at 1312 *quoting*
12 *Innova/Pure Water, Inc. v. Safari Water Filtration Sys., Inc.*, 381 F.3d 1111, 1115 (Fed.
13 Cir. 2004)). As the claims define the invention, the claim language is the most important
14 source for a court to consider in construing the claim terms. *Phillips*, 415 F.3d at 1312. The
15 second most critical source of intrinsic evidence is the patent specification, which
16 “contain[s] a written description of the invention and of the manner and process of making
17 and using it” 35 U.S.C. § 112 ¶ 1 (2006). The “specification ‘is always highly relevant
18 to the claim construction analysis. Usually it is dispositive; it is the single best guide to the
19 meaning of a disputed term.” *Phillips*, 415 F.3d at 1315 *quoting* *Vitronics*, 90 F.3d at
20 1582. The third source of intrinsic evidence is the prosecution history, which consists of
21 “the complete record of the proceedings before the Patent Office and includes the prior art
22 cited during examination of the patent.” *Id.*, at 1317. The prosecution history is less useful
23 in claim construction, however, because it can itself be ambiguous as it represents ongoing
24 negotiations between the patent applicant and the Patent Office. *Id.*; see *Inverness Med.*
25 *Switz. GmbH v. Warner Lambert Co.*, 309 F.3d 1373, 1380- 82 (Fed. Cir. 2002).

26 In most situations, an analysis of the intrinsic evidence alone will resolve any
27 ambiguity in a disputed claim term. In such circumstances, it is improper to rely on other
28

1 types of evidence, such as expert declarations, treatises, and prior art (collectively,
2 “extrinsic evidence”).

3 **2. Extrinsic Evidence**

4 After consideration of the intrinsic evidence, if a court still finds the claim term to
5 be ambiguous, it can look to extrinsic evidence which “consists of all evidence external to
6 the patent and prosecution history, including expert and inventor testimony, dictionaries,
7 and learned treatises.” *Markman*, 52 F.3d at 980. However, such external evidence is “less
8 significant than the intrinsic record in determining the ‘legally operative meaning of claim
9 language.’” *C.R. Bard, Inc. v. U.S. Surgical Corp.*, 388 F.3d 858, 862 (Fed. Cir. 2004)
10 quoting *Vanderlande Indus. Nederland BV v. Int’l Trade Comm’n*, 366 F.3d 1311, 1318
11 (Fed. Cir. 2004).

12 Here, the parties have submitted extensive extrinsic evidence, including
13 declarations by plaintiff’s experts, Dr. V. Thomas Rhyne (“Rhyne Decl.”) and Dr. Sunil P.
14 Khatri (“Khatri Decl.”) and declarations by Micron’s expert Massoud Pedram (“Pedram
15 Decl.”). Expert testimony can aid the Court in several ways. It can provide background
16 on the technology, explain how an invention works, ensure that the Court’s understanding
17 of the technical aspects of a patent is consistent with those of ordinary skill in the art, and
18 establish the accepted meaning of a claim term in the pertinent field. *Phillips*, 415 F.3d at
19 1318. However, a court should only consider such testimony in the context of the intrinsic
20 evidence, and may not use it to arrive at a claim construction that contradicts the
21 construction mandated by the intrinsic evidence. *Vitronics*, 90 F.3d at 1583-84. “Indeed,
22 where the patent documents are unambiguous, expert testimony regarding the meaning of
23 a claim is entitled to *no weight*.” *Id.*, at 1584 (emphasis added).

24 Lastly, “a court in its discretion may admit and rely on prior art proffered by one of
25 the parties, whether or not cited in the specification or the file history. This prior art can
26 often help to demonstrate how a disputed term is used by those skilled in the art.” *Id.*
27 However, as with other types of extrinsic evidence, reliance on prior art is unnecessary,
28

1 and indeed improper, when the disputed terms can be understood from a careful reading of
2 the claims and specifications. *Id.*

3 C. Defining a Claim by Describing “Means-Plus-Function”

4 One method an inventor may use in describing the scope of his or her patent is to
5 describe what it does, without specifically reciting the precise mechanism used. Under this
6 approach, the inventor does not describe the physical structure of a particular element in a
7 patented invention, but instead provides only a description of the function performed. 35
8 U.S.C. §112 ¶ 6 (“Section 112”). (“An element in a claim for a combination may be
9 expressed as a means or step for performing a specified function *without the recital of*
10 *structure*, material, or acts in support thereof, and such claim shall be construed to cover
11 the corresponding structure, material, or acts described in the specification and equivalents
12 thereof”) (emphasis added).

13 Structure disclosed in the specification is “corresponding” structure within the
14 meaning of Section 112 only if “the specification or prosecution history clearly links or
15 associates that structure to the function recited in the claim.” *B. Braun Medical Inc. v.*
16 *Abbott Labs et al.*, 124 F.3d 1419, 1424 (Fed. Cir. 1997). When the specification indicates
17 that a particular structure performs a claimed function, it is error to include other structures
18 that are unnecessary to perform the claimed function even if those structures directly
19 interact with or are tied to the structure that performs the claimed function. *Northrup*
20 *Grumman Corp. v. Intel Corp.*, 325 F.3d 1346, 1352 (Fed. Cir. 2003) (finding district court
21 erred by including signals that were to monitored by or generated by the corresponding
22 structure of a means limitation.).

23 “The question whether a claim element triggers section 112(6) is ordinarily not a
24 difficult one. Claim drafters conventionally use the preface ‘means for’ (or ‘step for’)
25 when they intend to invoke section 112(6), and there is therefore seldom any confusion
26 about whether section 112(6) applies to a particular element. *Greenberg v. Ethicon Endo-*
27 *Surgery, Inc.*, 91 F.3d 1580, 1583.

1 Here, two of the claims in the ‘504 Patent use the “means for” construction and the
2 parties agree that the claims language must therefore be interpreted in accordance with
3 Section 112. Additionally, Micron contends that a portion of Claim 13 in the ‘296 Patent
4 triggers the means-plus-function limitation, even though it does not contain the phrases
5 “means for” or “step for,” but instead refers to an “activation control circuit.” In response,
6 Limestone contends that, as a matter of law, use of the word “circuit” connotes sufficient
7 structure to avoid the application of Section 112.

8 **D. Claim Indefiniteness**

9 In several instances, Micron contends that the subject claim language is indefinite,
10 and therefore violates the basic requirement that a patent must “conclude with one or more
11 claims particularly pointing out and distinctly claiming the subject matter which the
12 inventor ... regards as the invention.” 35 U.S.C. § 112(b).

13 The definiteness requirement represents “a delicate balance.” *Nautilus, Inc. v.*
14 *Biosig Instruments, Inc.*, 572 U.S. 898, 909 (2014). The law “must allow for a modicum
15 of uncertainty” to provide incentives for innovation, but must also require “clear notice of
16 what is claimed, thereby appris[ing] the public of what is still open to them.” *Id.*, at 909.
17 What the statute requires “is that a patent's claims, viewed in light of the specification and
18 prosecution history, inform *those skilled in the art* about the scope of the invention with
19 reasonable certainty.” *Id.* at 910 (emphasis added). As the Supreme Court has emphasized,
20 in determining whether particular claim language is sufficiently definite, “[o]ne must bear
21 in mind ... that patents are “not addressed to lawyers, or even to the public generally,” but
22 rather to those skilled in the relevant art. *Id.* at 910. Because definiteness is evaluated
23 from the perspective of one skilled in the relevant art, courts may find expert opinion
24 particularly instructive. *Id.* at 2011 citing *Markman*, 517 U.S. at 389 (“claim construction
25 calls for ‘the necessarily sophisticated analysis of the whole document,’ and may turn on
26 evaluations of expert testimony”).

27 As with any other invalidity defense, a defendant asserting indefiniteness must
28 prove that defense by clear and convincing evidence. *Microsoft Corp. v. i4i Limited*

1 *Partnership*, 564 U.S. 91, 95 (2011); *Dow Chem. Co. v. Nova Chemicals Corp. (Canada)*,
2 809 F.3d 1223, 1227 (Fed. Cir. 2015).

3 **III. THE PROPER CONSTRUCTION OF THE DISPUTED CLAIM TERMS**

4 On August 9, 2019, the Parties filed Joint Claim Construction Statements (Dkt. Nos.
5 233-14 and 233-15). Each of these Statements contains a chart setting forth the relevant
6 language of the claim, the proposed construction of that language, and the evidence the
7 party claims to support its proposed construction. Having considered the Statements and
8 the parties' respective briefs and supporting evidence, having heard oral argument, and
9 having conferred with the STM, the Court now construes the relevant claims language as
10 set forth below.

11 **A. The '504 Patent**

12 The '504 patent relates to a "semiconductor memory . . . having a burst mode
13 transfer function." ('504 Patent, 1:9-11). To engage in such a "burst mode transfer," a
14 serial stream of data (i.e., data in a sequential stream) to be written to the DRAM is
15 converted into parallel data (i.e., side-by-side data) so that it can be "simultaneously
16 processed in the inside of the memory." (*Id.*, 1:59-2:3). Limestone accuses Defendants
17 of infringing claims 1-2 of the '504 Patent.

18 **1. Claim 1: "said receiving serial data"**

19 Limestone's Construction	20 Defendants' Construction
21 Not indefinite and should be construed as "said received serial data" ¹	22 Indefinite

23 Claim 1 recites in part "an input buffer circuit receiving an external data signals
24 continuously and sequentially in time in synchronism with a reference clock signal for
25 converting said receiving_serial data into a parallel data under control of an external
26 command signal and an external address signal" ('504 patent at 16:64–17:3).

27
28

¹ In a March 6, 2019, email, Limestone clarified a clerical error in its proposed construction for this term.

1 Defendants argue that “said receiving serial data” is indefinite for several reasons.
2 First, Defendants assert that “said receiving serial data” lacks a strict antecedent. For its
3 part, Limestone contends that a POSITA would understand “serial data” in the phrase “said
4 receiving serial data” to refer to the “external data signals” that the input buffer circuit
5 receives “continuously and sequentially.” Defendants respond that, when the claims refer
6 back to the “external data signals,” they use the phrase “said external data signals.” (‘504
7 patent at 17:6; 17:20-18:1). According to Defendants, the use of different terms in a claim
8 requires that the terms be accorded different meanings.


9 The Court is not convinced that the rigid approach urged by Defendants is consistent
10 with the approach a POSITA would apply, particularly since Defendants’ approach renders
11 the claim unintelligible. *Innova/Pure Water, Inc. v. Safari Water Filtration Systems, Inc.*,
12 381 F.3d 1111, 1119-1120 (Fed.Cir. 2004) (refusing to accord different meanings to
13 slightly different terms where doing so would not provide a viable alternative construction
14 of the claims language and stating “we must conclude that this is simply a case where the
15 patentee used different words to express similar concepts, even though it may be confusing
16 drafting practice”).

17 Further, the antecedent basis for a claim term introduced with “said” need not appear
18 in identical words. *Cross Med. Prods. v. Medtronic Sofamor Danek, Inc.*, 424 F.3d 1293,
19 1319 (Fed. Cir. 2005) (holding that “said longitudinal axis of said channel” is not indefinite
20 even though antecedent basis for the longitudinal axis is only implicit in a previously
21 recited “rod”); *Speedtrack, Inc. v. Wal-Mart Stores, Inc.*, No. C 06-7336 PJH, 2008 U.S.
22 Dist. LEXIS 120644, at *35 (N.D. Cal. June 18, 2008) (finding that “such list” is not
23 indefinite even though antecedent basis for the list uses the different words “category
24 description table.”).

25 Defendants further contend that “said receiving serial data” is indefinite because the
26 word “receiving” could mean a variety of things. Limestone responds that, when read in
27 the context of the context and relevant specification language, “receiving” is clearly a
28 typographical error and should be construed to mean “said *received* serial data.” In support

1 of that position, Limestone points out that the specification of the '504 patent it uses the
 2 past tense when referring to operating data converted by the input buffer circuit. ('504
 3 patent at 9:39–53).

4 The Court agrees that “said receiving serial data” should be construed to mean “said
 5 received serial data.” A POSITA reading the patent specification would recognize that the
 6 data transfer cycle has a beginning and an end, and it is indeed a typographical error to
 7 assume that the data was continuously received outside the write command cycle.



25 Referring to Fig. 6, a timing diagram based on the present invention shows that the
 26 data transfer for a write to memory operation starts with the rising edge of the ICLK at the
 27 T1 edge where the write command cycle is initiated. For the case shown in Fig. 6, this first
 28 write command cycle ends when the next write command starts at the rising edge of the

1 ICLK at T5. Fig. 6 shows two consecutive write commands for data transfer cycles, but a
 2 POSITA would understand that the received data is transferred to the memory and the
 3 memory access continues, if there are additional write requests. Fig 6. shows that it is not
 4 required for the data to be transferred continuously, since after the second write command
 5 no additional data was transferred. Moreover, claim 1 mentions the initial reference to data
 6 in the second limitation: "...internal data buses for inputting and outputting data to and
 7 from..," establishing the antecedent for the received data.

8 For all of these reasons, the Court rules that the phrase "said receiving serial data"
 9 means the "external data signals" that the input buffer circuit receives "continuously and
 10 sequentially." This result is not only supported by the textual elements discussed above,
 11 but is also consistent with one of the basic aims of patent claim construction, which is that
 12 "claims should be so construed, if possible, as to sustain their validity." *See e.g., Ruckus*
 13 *Wireless, Inc. v. Innovative Wireless Solution, LLC.*, 824 F.3d 999, 1004 (Fed. Cir. 2016).

14 **2. Claim 1: "register output selecting means . . ."**


Limestone's Construction	Defendants' Construction
This is a means plus function limitation. Function: distributing said received parallel data signals, in parallel, to said plurality of internal data buses in accordance with said external address signal Corresponding structure: Output Selector 52 of Figure 5, including multiplexers Q1 – Q4 and the external address signals, as described at 9:54–65.	This is a means plus function limitation. Function: distributing said received parallel data signals, in parallel, to said plurality of internal data buses in accordance with said external address signal Corresponding structure: Output Selector (52) of Figure 5, including multiplexers Q1 – Q4, inputs L1 and L2 and outputs L3 and L4, as described at 9:54–10:17

24 The parties agree that the "register output selecting means" of claim 1 is a means-
 25 plus-function description pursuant to 35 U.S.C. 112, ¶ 6, and that the claimed function is
 26 as stated above. The parties disagree on the specifics of the corresponding structure for the
 27 output selector 52 of Fig. 5. Specifically, while both sides agree that the multiplexers Q1
 28 to Q4 of output selector 52 of Fig. 5 is structure that corresponds to the claimed "register

1 output selecting means,” the parties disagree as to whether the input L1, L2 and outputs
2 L3, L4 of Fig. 5 should be included in the corresponding structure.

3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

FIGURE 5




Limestone argues that the transfer gate transistors and not the connections are the structure of the claimed function. These transistors perform the function, and the inputs L1, L2 and outputs L3, L4 do not perform the claimed function.

Defendants argue that the structure, controller (54) of Fig. 5, includes “connections” to buses, because these connections are needed to allow the output control means to perform the claimed function of transferring the parallel data to internal data buses. In particular, Defendants contend that the Q1-Q4 connections allow for distribution of either input to either output line. Thus, the two inputs from L1 and L2 go into output selector 52 and two outputs come out of the output selector through L3 and L4.

However, inputs L1 and L2 are obviously not used to “distribute” the received parallel data signals. The multiplexers perform the distributing function. Moreover, the multiplexers, utilizing the select signals YADD(Y0N) and YADD(Y0T), are all that is

required to perform the claimed function. Specifically, the function of “distributing” is accomplished by the multiplexer outputting one received data or the other based on address signals.

An output selector illustrated as 52 in Fig. 5 has inputs (L1 and L2) and outputs (L3 and L4) that are considered essential parts of the output selector structure. A POSITA familiar with digital circuit design using a hardware description language such as VHDL that is a requirement for a degree in computer engineering understands that in order to design an output selector a design entity must be described. The entity has two parts, each of which is called a design unit when VHDL is used for design and modeling of digital circuits. The entity description represents the external interface of the design, or the input/output designations and the architecture body of the design represents the internal description of the design entity. Therefore, the input and output connections are essential parts of the design.



An example of a NAND gate is shown above where the gate symbolic designation, the detailed transistor description and corresponding inputs and outputs, and the VHDL model are given. In the VHDL description, the input/output designations and the architecture body of the design are highlighted. The design without input/output designations would not be practiced by a POSITA. Accordingly, the subject language is construed to mean that the register output selector 52 of Fig. 5 includes connections L1-L4.

3. Claim 1: “external address signal”

Limestone’s Construction	Defendants’ Construction
No construction necessary	No construction necessary
Alternatively, “external address signal” means “a signal used to distribute data signals to internal data buses”	a signal generated outside of the semiconductor memory that uniquely identifies a memory location

Claim 1 recites “a register output selecting means . . . for *distributing* said received parallel data signals, in parallel, to said plurality of internal data buses *in accordance with said external address signal.*” (’504 patent at 17:9–14).

According to Limestone, the phrase “external address signal” describes a signal used to distribute data signals to internal data buses, which in turn connect to and from numerous memory locations to store data. Nothing in claim 1 either (1) requires “external” to mean generated outside the semiconductor memory, or (2) requires the external address signal to identify a unique memory location to which the subject data is sent.


Defendants respond that the phrase “external address signal” has a plain and ordinary meaning and the specification uses the term consistently with this meaning. Defendants also contend that the full external address signal identifies a specific, unique location, citing (but not explaining or even summarizing) a passage from the declaration of its expert, Dr. Pedram.²

On the first issue (where the signal is generated), the Court construes the subject language to be a non-technical term that refers to a signal generated outside the semiconductor memory. This signal is designated as ADD in the specification at 3:23-28 with clear reference to an address generated outside the semiconductor device.

On the second issue, the Court concludes that the subject language does not require that particular data be stored only in a unique memory location. In a computer system, the

² In its Response Brief, Limestone has objected to Defendants use of long citations to their experts’ declarations to provide arguments not specifically made in their briefs, arguing that such a practice constitutes an improper circumvention of briefing page limits. *DeSilva v. DiLeonardi*, 181 F.3d 865, 866-67 (7th Cir. 1999). Incorporation by reference “amounts to a self-help increase in the length of the [] brief.” *Id.* “[P]age limits are important to maintain judicial efficiency and ensure fairness to opposing parties.” *Corson & Gruman Co. v. N.L.R.B.*, 899 F.2d 47, 50 n.4 (D.C. Cir. 1990).

Central Processing Unit (“CPU”) is responsible for processing data by reading instructions and data from the memory and writing the computed results back to the memory. Additionally, the CPU is responsible for reading and writing peripheral devices. These operations include accessing sensors, input/output units, initializing memory devices parameters by writing control registers and reading status registers as well as other peripheral interaction tasks. All these CPU operations occur through different buses that are present in a standard computer system. In almost all the modern CPUs, reading and writing peripheral devices is done by a technique called “memory-mapped-I/O.” The accesses for reading and writing peripherals are identical to reading and writing a memory device, the only difference being that certain addresses are set aside for peripherals. As far as the timing and interface signals are concerned, there is no difference.



The above figure illustrates a typical CPU system where the memory (RAM) and I/Os are connected to the address and data bus of the CPU. As far as the CPU is concerned using the memory-mapped-I/O technique there is no difference in reaching RAM or I/O memory locations or registers, respectively. The timing diagram and the CPU instructions for reading and writing are identical. The address decoder shown in the figure will use the I/O address range to activate the I/O devices and those addresses outside that range are destined for memory units.

1 Therefore, defining the “external address signal” as a signal used to uniquely
2 identify a memory location is unduly narrow and does not cover reading and writing a
3 peripheral device using the “memory-mapped-I/O” technique. A POSITA would not
4 understand the claimed “external address signal” to be limited only to signals that uniquely
5 identify a memory location but, rather, would understand the claimed external address
6 signal broadly to include a signal used to distribute data signals to internal data buses.

7 Accordingly, the phrase “external address signal,” refers to a signal, generated
8 outside the semiconductor memory, used to distribute data signals to internal data buses.


9 **4. Claim 1: “a plurality of cascade-connected registers”**

Limestone’s Construction	Defendants’ Construction
No construction necessary.	No construction necessary.
Alternatively, “a plurality of cascade connected registers” means “two or more registers arranged in series or in a succession of stages so that each subsequent register receives a signal from a preceding register.”	Alternately, “registers arranged in series with the output of each stage connected to the input of the subsequent stage such that as each additional bit is input, it causes the already-input bits to shift through the series of connected registers”

17 Claim 1 recites an “input buffer circuit” for converting “external data signals”
18 received as “serial data” into “parallel data.” The input buffer circuit includes “a shift
19 register circuit composed of a plurality of cascade-connected registers.” The cascade-
20 connected registers perform the functions of “latching and shifting said external data
21 signals” and “outputting, in parallel, said data latched in said respective registers.”

22 According to Limestone, the plain language of the claim only requires two or more
23 registers arranged in series or in a succession of stages so that each subsequent register
24 receives a signal from a preceding register. Defendants contend that the subject language
25 requires that the registers be arranged with the output of each stage connected to the input
26 of the subsequent stage, such that as each additional bit is input, it causes the already input
27 bits to shift through the series of connected register.

1 The notion of cascade-connected registers commonly refers to a series of registers
 2 where the output of the first one is connected to the input of the next one and they all are
 3 connected to a common clock, creating a shift register used in many digital circuit
 4 applications to move bits left or right as well as other related operations. Even if there are
 5 two sets of shift registers that are parallel with each other and have the same input and
 6 clock signals, a POSITA understands that each one of those shift registers is a set of
 7 cascade-connected registers as shown in the figure below.



18 Registers A1-A3 constitute the first set of cascade-connected register and registers
 19 B1-B3 constitute another set of cascade-connected registers. That is all the language of the
 20 claim requires.

21 Accordingly, as Defendants contend, the phrase “a plurality of cascade-connected
 22 registers,” refers to registers arranged in series with the output of each stage connected to
 23 the input of the subsequent stage such that as each additional bit is input, it causes the
 24 already-input bits to shift through the series of connected registers.

25 **5. Claims 1 and 2: “reference clock signal”**

Limestone’s Construction	Defendants’ Construction
No construction necessary. Alternatively, a periodic signal used for synchronization	No construction necessary.

Alternately, a periodic signal with a fixed frequency used for synchronization

Limestone contends that this phrase is not ambiguous. According to Limestone, it means any periodic signal used for synchronization.³ Defendants, disagree, arguing assertion that the “reference clock signal” has an ordinary and plain meaning that denotes a continuous signal having a fixed frequency.

The Court finds that “clock signal” requires that the signals be transmitted at a fixed frequency or interval. The specification for the ‘504 patent at 10:43-48 states that the “reference clock CLK” is “supplied with a constant period.” The plain meaning of that phrase indicates a fixed frequency or interval.


That conclusion is consistent with the operation of a typical synchronous digital circuit. Such a circuit requires a continuously running reference clock that has a fixed frequency used for synchronization throughout the design. A POSITA familiar with low power design understands that a synchronous digital circuit can be designed such that during a low activity condition, the clock frequency can be reduced or completely turned off to lower power consumption. One of the techniques for changing the frequency dynamically is the basis of a well-known technique called Dynamic Voltage Frequency Scaling (DVFS), resulting in many modes of operation with different frequency and voltage values, including when the clock is completely turned off. But as far as the operation of a synchronous digital circuit is concerned, even for a system based on DVFS with different modes of operation, the POSITA understands that the reference clock signal is a fixed continuously toggling synchronization signal used for a given mode of operation.

The figure below shows the overall operation of DVFS and the concept of changing the clock frequency from the maximum designed value (f_{max}) to zero to achieve lowest dynamic power possible during the idle mode ($f = 0$). For a given selected mode, the operation frequency is a periodic signal with a fixed frequency.

³ The parties do not dispute the meaning of the term “reference,” which means that the clock signal is a reference for the shift registers to use in latching and shifting external data.

Index	Vdd (volts)	Frequency (MHz)
1	1.2 (V_{\max})	2000 (f_{\max})
2	1.1	1750
3	1.0	1500
4	0.9	1250
5	0.8	1000 ($f_{\max\text{eff}}$)
6	0.8	800
7	0.8	600
8	0.8 (V_{\min})	400 (f_{\min})
9	NA	0

Idle mode →



Based on the foregoing discussion, the Court construes “reference clock signal” to mean a periodic signal with a fixed frequency that is used for synchronization.


6. Claim 2: “a buffer output control means . . .”

Limestone’s Construction	Defendants’ Construction
<p>This is a means-plus-function limitation.</p> <p>Function: transferring said outputs of said register output selecting means, simultaneously and in parallel, to said plurality of internal data buses, in synchronism with an edge of said reference clock signal by which said external data signal finally supplied to said shift register circuit is latched in said shift register circuit.</p> <p>Corresponding structure: Output Controller (54) of Fig. 5 and described at 10:18–33.</p>	<p>This is a means plus function limitation.</p> <p>Function: transferring said outputs of said register output selecting means, simultaneously and in parallel, to said plurality of internal data buses, in synchronism with an edge of said reference clock signal by which said external data signal finally supplied to said shift register circuit is latched in said shift register circuit.</p> <p>Corresponding structure: Output Controller (54) of Fig. 5 and internal data buses IOBUS(E) and IOBUS(O).</p>

The parties appear to agree on the construction of the subject language. The only potential disagreement involves whether the connections (or “links”) to the IOBUS(E) and IOBUS(O) buses comprise part of the corresponding structure needed to allow the output control means to perform the claimed function.

1 It is not clear from Limestone’s briefing whether Limestone disputes that these
 2 connections are part of the corresponding structure. Therefore to eliminate any uncertainty,
 3 the Court finds that a POSITA understands that the corresponding structure for the output
 4 controller (54) of Fig. 5 (shown below) includes the links to input (L3 and L4) and output
 5 (IOBUS(E) and IOBUS(O)). In fact, the claim describes these connections at 10:18-33.

6 **FIGURE 5**



7
8
9
10
11
12
13
14
15
16
17
18
19
20
21 **B. The '181 Patent**

22 All semiconductor memory devices, such as DRAMs, inevitably include some
 23 number of defective memory cells. To address this problem, DRAM manufacturers have
 24 long inserted “redundant” (or “spare”) memory cells in their memory devices to replace
 25 the defective cells. The '181 Patent uses a specific redundancy scheme that (1) divides a
 26 memory into a group of sub-arrays, (2) includes spare cells in only one of the sub-arrays in
 27 the group, and (3) allows the spare cells to replace defective cells in any of the sub-arrays
 28

1 of the group. ('181 Patent, 6:62-67, 16:12-39). Limestone accuses Defendants of
2 infringing claim 3 of the '181 patent (claim 3 depends upon and incorporates the limitations
3 of claims 1-2).

4 **1. Claim 1: “a plurality of first memory blocks . . . the first memory
5 blocks aligned in the column direction”**

Limestone’s Construction	Defendants’ Construction
two or more, but not necessarily all, memory blocks aligned in the column direction	all memory blocks aligned in the column direction

8
9 The semiconductor device recited in Claim 1 of the '181 patent has “a plurality of
10 first memory blocks each having a plurality of first normal memory cells” as well as “a
11 plurality of first spare memory cells.”

12 The parties dispute the meaning of the term “plurality.” Limestone contends that
13 the ordinary meaning of the word “plurality” is “two or more,” citing The Random House
14 Dictionary of the English Language Second Edition (which defines plurality as “a number
15 greater than one”) and Federal Circuit authority, including *Dayco Prods., Inc. v. Total*
16 *Containment, Inc.*, 258 F.3d 1317, 1325-28 (Fed. Cir. 2001) (holding that construction of
17 plurality to mean three or more was erroneous as “contrary to its plain meaning” of two or
18 more) (citing *Yorks Prods. Inc. v. Cent. Tractor Farm Family Ctr.*, 99 F.3d 1568,
19 1575 (Fed. Cir. 1996)); *see also Cybersettle, Inc. v. Nat’l Arbitration Forum, Inc.*, 243 Fed.
20 App’x 603, 606 (Fed. Cir 2007) (unpublished) (noting that “the well understood meaning
21 of the term ‘plurality’ both in general and in patent parlance” is “two or more”).


22 Applying this definition, Limestone asserts that the disputed claim language
23 requires that the semiconductor device have two or more first memory blocks aligned in
24 the column direction. According to Limestone, the inventor deliberately chose the words
25 “*plurality*” and “*first memory blocks*” so that any device having a set of at least two
26 memory blocks aligned in the column direction would satisfy that aspect of the claim.

27 Defendants disagree. They contend that it is incorrect to focus on the word
28 “plurality” in isolation. While conceding that the “plurality” on its own has been construed

1 to mean two or more, defendants contend that, when the specification and the file history
 2 are considered, the word should be construed to mean “all.” In support of that construction,
 3 Defendants rely heavily on Fig. 9 in which the spare cell array can replace all the memory
 4 blocks, and no additional memory blocks can exist outside these blocks. Furthermore,
 5 defendants refer to the file history in which the inventor, allegedly applied Defendants’
 6 construction of the term “plurality” and also supposedly disavowed other embodiments
 7 besides the one reflected in Figure 9 in order to distinguish prior art and obtain the patent.

8 Fig. 9 is described as the third embodiment of the invention where the memory array
 9 is divided into several row blocks designated as RBX#0 to RBX#m that are formed by the
 10 corresponding normal memory arrays MA#0 to MA#m. Among these row blocks, only
 11 the first one, RBX#0, has a spare array: SPX#, which is arranged in several rows and
 12 sharing the columns with MA#0. SPX# can replace defective normal word lines in normal
 13 memory sub-arrays MA#0 to MA#m, which is all the blocks in this embodiment.

14 **F I G. 9**



25 Thus, this embodiment explains its redundancy scheme in the context of replacing
 26 defective cells within all of the memory blocks aligned in the column direction, not a subset
 27 of these blocks. Defendants urge that the word plurality must be consistent with Fig. 9,
 28 because that is the only embodiment that the patentee told the Patent Office (“PTO”) that

1 the '181 Patent covers. Specifically, Defendants argue that (1) the inventor applied
2 Defendants' construction of "first plurality of memory blocks" to distinguish prior art and
3 obtain the patent; and (2) the inventor told the PTO in response to a restriction requirement
4 that claim 1 corresponds to the embodiment of Figure 9. On this basis, Defendants argue
5 that the file history "mandates" that the Court adopt their construction.

6 "[T]he prosecution history can often inform the meaning of the claim language by
7 demonstrating how the inventor understood the invention and whether the inventor limited
8 the invention in the course of prosecution, making the claim scope narrower than it would
9 otherwise be." *Phillips*, 415 F.3d at 1318 citing *Vitronics*, 90 F.3d at 1582–83. For
10 example, "a patentee may, through a clear and unmistakable disavowal in prosecution
11 history, surrender certain claim scope to which he would otherwise have an exclusive right
12 by virtue of the claim language." *Vita-Mix Corp. v. Basic Holding, Inc.*, 581 F.3d 1317,
13 1324 (Fed.Cir.2009) (citations omitted). However, "to operate as a disclaimer, [a]
14 statement [by the inventor] in the prosecution history must be clear and unambiguous, and
15 constitute a clear disavowal of scope." *Continental Circuits LLC v. Intel Corporation*, 915
16 F.3d 788, 798 (Fed. Cir. 2019).

17 The Court does not believe that the prosecution history rises to this level of clear
18 and unambiguous disavowal. During prosecution, the patentee described prior art ("Lee")
19 as follows: "in Figs. 3A and 3B of Lee, et al., memory cell arrays MCA1 and MCA3 are
20 aligned in the column direction, and memory cell arrays MCA2 and MCA4 are also aligned
21 in the column direction." (10/11/2000 amendment at 5). This does not mean that MCA1,
22 MCA2, MCA3, and MCA4 all have to be included in the *plurality of first* memory blocks
23 aligned in the column direction. The patentee never said that the two columns of blocks
24 are aligned with each other in the column direction, or that they are part of the same
25 plurality. Instead, the patentee addressed the two separate columns of blocks and explained
26 why each column fails to anticipate the shared redundant rows portion of the claim, which
27 was because MCA1 and MCA3 have no redundant cells at all, and MCA2 and MCA4 only
28 have redundant cells that are only associated with those blocks (i.e., RCA1 is associated

1 with only MCA2 and RCA2 is associated with only MCA4). (10/11/2000 amendment at
2 5–6).

3 The patentee further stated that “no redundant memory cell array is provided to the
4 memory cell arrays MCA1 and MCA3.” (10/11/2000 amendment at 5–6). There is no
5 mention of sharing memory cell arrays between columns. Accordingly, the patentee was
6 apparently distinguishing Lee by treating the two columns of blocks of Lee separately and
7 addressing both to show that neither column of blocks anticipated the claim. Although this
8 interpretation of the patentee’s statements is not beyond dispute, the statements are, at
9 most, ambiguous, and certainly cannot be interpreted as a “clear and unambiguous”
10 disavowal of claim scope. *Continental Circuits*, 915 F.3d at 798.

11 Defendants’ reliance on the prosecution history of the ’181 patent is also insufficient
12 to support Defendants’ construction of “plurality.” Defendants argue that the prosecution
13 history shows that the PTO required the patentee to elect a particular one of seven distinct
14 species (or embodiments), and that the patentee elected “Fig. 9 (claims 4-6⁴ being readable
15 thereon) for prosecution.” (1/10/00 Election, 1). Defendants argue that this election
16 excludes Fig. 11 as a permissible embodiment of the claim, because the PTO also found
17 that there was no “generic claim” covering multiple species or embodiments.

18 However, as demonstrated above, the election made by the patentee expressly
19 allowed dependent claims 5 and 6 (corresponding to issued claims 2 and 3). The PTO’s
20 prohibition on generic claims covering multiple species must be read to apply to the six
21 *unelected* species, on the one hand – not to the *elected* species and dependent claims based
22 thereon, on the other hand. This makes good sense. Allowing generic claims covering
23 unelected species would, of course, defeat the purpose of the election. By contrast,
24 allowing generic claims covering the species elected by the patentee and dependent species
25 is consistent with the language used by the PTO. The Restriction Requirement specifically
26 indicates that “[u]pon allowance of a generic claim, applicant will be entitled to
27 consideration of claims to *additional species which are written in dependent form.*” (’181

28 ⁴ Claim 4 corresponds to issued claim 1, and claims 5-6 correspond to issued claims 2-3.

1 Prosecution History 1/10/00 Office Action at 2) emphasis added). The fact that the PTO
2 contemplated a generic claim necessarily implies that – contrary to Defendants’ assertion
3 – some generic claims were permissible, namely, generic claims based on the *elected*
4 species. See also, 37 C.F.R. 1.141(a) (“more than one species of an invention . . . may be
5 specifically claimed . . . provided the application also includes an allowable claim generic
6 to all the claimed species and all the claims to species in excess of one are written in
7 dependent form”).

8 Here, an independent claim (claim 1) was allowed as to the elected species, or
9 embodiment, i.e., Fig. 9. Thus, one can conclude that additional species (Fig. 11 and/or
10 15) that relate to the claims deemed to be dependent by the PTO (claims 2 and 3) are also
11 allowed. As noted above, that conclusion is consistent with the Restriction Requirement,
12 which explains that an independent claim (such as claim 1) which is generic to dependent
13 claims (such as claims 2 and 3) encompasses the species claimed in those dependent claims.
14 (’181 Prosecution History 1/10/00 Office Action at 2). In short, while the prosecution
15 history is not definitive, it tends to rebuff, rather than support, Defendants’ attempt to limit
16 “plurality” to the configuration of memory blocks embodied in Fig. 9.

17 Given the admittedly ambiguous record, the Court does not agree that the
18 prosecution history “mandates” limiting the scope of the patent in the manner urged by
19 Defendants. As the Federal Circuit has repeatedly cautioned, “because the prosecution
20 history represents an ongoing negotiation between the PTO and the applicant, rather than
21 the final product of that negotiation, it often lacks the clarity of the specification and thus
22 is less useful for claim construction purposes.” *Continental Circuits*, 915 F.3d at 796,
23 quoting *Phillips*, 415 F.3d at 1316.


24 In the absence of a clear and unambiguous disclaimer by the patentee or any
25 definitive limitation in the prosecution history, the Court must construe the claim language
26 in accordance with the ordinary meaning a POSITA would ascribe to it. Here, the language
27 of the claim does not require that that the “plurality of first memory blocks” aligned in the
28 column direction must include *all* memory blocks aligned in the column direction. Nothing

1 about the language of claim 1 precludes memory blocks other than the plurality of first
2 memory blocks from being arranged in the column direction. Such a construction is
3 inconsistent with the chosen language requiring only a “plurality” of “first” memory
4 blocks, as well as with the transitional phrase “comprising” in the preamble, which allows
5 for the presence of other structures in addition to the specific “first memory block”
6 components specified in the claim. *Gillette Co. v. Energizer Holdings, Inc.*, 405 F.3d 1367,
7 1371 (Fed. Cir. 2005) (claim reciting “comprising . . . a group of first, second, and third
8 blades” encompassed razors having four blades). Accordingly, a POSITA reading the
9 claim as a whole would understand that the word plurality means two or more, including
10 all.

11 This conclusion is consistent with the specification, which discloses that Fig. 9 is
12 merely one (i.e., the “third”) illustrative embodiment intended collectively to illustrate the
13 arrangement of memory blocks. The fourth and fifth embodiments shown in Fig. 11 and
14 Fig. 15, both have a first and second plurality of memory blocks aligned in the column
15 direction.

16 Specifically, Fig. 11 discloses another embodiment of the invention that shows two
17 distinct memory blocks. The first one is MA#0-0 to MA#0-N and the second one is MA#1-
18 0 to MA#1-N. The specification discloses that SPX0 can replace only the normal word
19 lines in memory sub-arrays MA#0-0 to MA#0-N and SPX1 does the same function only
20 for MA#1-0 to MA#1-N. The specification for this embodiment does not constitute that a
21 spare array can replace all the memory cells, it can only replace the ones belonging to a
22 specific group of memory blocks.

FIG. 11



Based on the language of the claim and specification, including Fig. 11, the Court construes “a plurality of first memory blocks” to mean “two or more memory blocks aligned in the column direction.”

2. Claims 1 and 2: “each row of said plurality of first [second] spare memory cells being capable of replacing a defective row including a defective first normal memory cell in said plurality of first [second] memory blocks”

Limestone’s Construction	Defendants’ Construction
(1) No construction necessary	(1) “in said plurality of first memory blocks” means “in all of the memory blocks aligned in the column direction.”
(2) No construction necessary	(2) “each row . . . being capable of replacing a defective row . . . in said plurality of second memory blocks” means “each row is capable of replacing a defective row. . . anywhere in the second plurality of memory blocks but

not in any other plurality of memory blocks.”

Limestone asserts that the subject language is not ambiguous and requires no construction. Defendants bring forward two disputes. First, Defendants argue that construction is necessary to “clarify” that each row of the plurality of first spare memory cells must be capable of replacing a defective row anywhere in the plurality of first memory blocks – i.e., in all of the memory blocks aligned in the column direction. Second, Defendants argue that the first spare cells cannot be used to replace defective rows in the second blocks, and the second spare cells cannot be used to replace defective rows in the first block.

The Court does not believe that Defendants’ proposed constructions clarify any legitimate ambiguity, but import extraneous limitations into claims 1 and 2. Defendants’ construction would require that each row of first spare memory cells be capable of replacing *any* defective row in the plurality of first memory blocks. In other words, they contend that a row of first spare memory cells capable of replacing some, but not all, defective rows of a first plurality of memory blocks does not fall within the claim. But claim 1 contains no such requirement. The plain language of claim 1 only requires “each row of said plurality of first spare memory cells being capable of replacing *a* defective row including a defective first normal memory cell in said plurality of first memory blocks.” Defendants’ construction treats the claim as if “capable of replacing *a* defective row” read “capable of replacing *all* defective *rows*” of the first memory blocks. The Court concludes that the word “a” should be given its plain meaning and not construed to mean “all.”

Second, Defendants’ construction would require that one plurality of memory blocks be capable of replacing defective rows only in the same plurality of blocks. However, the claim language requiring that “the first spare memory cells” be “capable of replacing a defective row including a defective first normal memory cell in said plurality of first memory blocks” does not impose a restriction whereby first spare memory can *only* replace a defective row located in the plurality of first memory blocks. The Court finds

1 that the plain language does not exclude devices in which “first spare memory cells” are
2 also capable of replacing defective cells in a plurality of second memory blocks.

3 **3. Claim 2: “a plurality of second memory blocks arranged**
4 **alternatively with said plurality of first memory blocks along the**
5 **column direction”**

Limestone’s Construction	Defendants’ Construction
No construction necessary, not indefinite	Indefinite

6
7
8 Using their definition of “plurality” discussed in Section 1, above, Defendants argue
9 that the subject language is indefinite. According to defendants, because “plurality of first
10 memory blocks” includes *all* blocks aligned in the column direction, there cannot be other
11 blocks (i.e., a plurality of second memory blocks) aligned in the same direction.

12 This construction would make it impossible for the semiconductor device to have
13 the “plurality of second memory blocks” recited in dependent claim 2 and referenced in
14 other dependent claims. In other words, it renders certain terms of claim language
15 meaningless, and is therefore untenable. *Wasica Fin. GmbH v. Continental Auto. Sys.,*
16 *Inc.*, 853 F.3d 1272, 1288 n.10 (Fed. Cir. 2017); (“It is highly disfavored to construe terms
17 in a way that renders them void, meaningless, or superfluous”); *Bicon, Inc. v. Straumann*
18 *Co.*, 441 F.3d 945, 950 - 51 (Fed. Cir. 2006) (refusing to construe claim terms in a way that
19 made other limitations meaningless). The Court declines to adopt Defendants’
20 construction.

21 As set forth above, the Court has concluded that “plurality” means two or more
22 memory blocks – not all memory blocks. Using this construction, the meaning of the
23 phrase “plurality of second memory blocks” in claim 2 is not indefinite or meaningless;
24 rather it acts to impose an additional requirement that is easily understandable to a
25 POSITA. Accordingly, the Court concludes that the subject language is not ambiguous,
26 and refers to the alignment of some (but not necessarily all) of second memory blocks in
27 the same column direction.

1 **4. Claims 1 and 2: “a plurality of first [second] spare memory cells**
2 **arranged in a matrix of rows and columns in a particular one of**
3 **said plurality of first [second] memory blocks”⁵**

Limestone’s Construction	Defendants’ Construction
No construction necessary, but if the Court finds it necessary to construe the term, it means “two or more, but not necessarily all, memory blocks aligned in the column direction.”	Indefinite. Alternately, the claim requires that only one of the “plurality of first [second] memory blocks” can contain spare memory cells.

4 As set forth in its Response Brief, Limestone agrees with Defendants that the subject
5 language means that the first [second] spare memory cells cannot be divided among a
6 plurality of memory blocks. According to Limestone, this does not preclude the existence
7 of additional spare memory cells, such as third spare memory cells, in one of the plurality
8 of first [second] memory blocks other than the “particular one” referenced in the claim
9 language.

10 Defendants assert that the plain meaning of the phrase “in a particular one” requires
11 that the spare cells be in only one, and not more than one, block of each plurality of memory
12 blocks.

13 The Court agrees that the meaning of the phrase “in a particular one” is a non-
14 technical term that should be construed according to its ordinary, commonly understood
15 meaning: “a single one.” *See, e.g.* Webster’s Encyclopedic Unabridged Dictionary at 1415
16 (defining “particular” to mean “of or pertaining to a single or specific, person, thing, group,
17 class, occasion, etc., rather than to others or all.”); *see also Broadcast Innovation LLC v.*
18 *Echostar Commc’ns. Corp.*, 240 F. Supp. 2d 1127, 1152 (D. Colo. 2003) (construing the
19 phrase “a particular one” and finding no meaningful difference between a construction of
20 “one and only one” and no construction at all: “One is in the singular and means one,
21 whether it is ‘a particular one’ or ‘one and only one’”). Indeed, both parties’ experts appear
22 to agree with this ordinary meaning. Pedram Decl. ¶ 157 (“A person of ordinary skill in
23 _____”
24
25
26
27

28 ⁵ Claims 1 and 2 contain parallel claim limitations as indicated by the bracketed portion of the term. Accordingly, the construction of the limitation in claim 2 applies equally to this limitation in claim 1.

1 the art would have understood the phrase ‘a particular one’ to be consistent with its plain
2 meaning—a single one.”); Rhyne Tr., 69:20-22 (“Q. What does ‘particular’ mean to you?
3 A. It means it’s one – it’s a block.”) (objections omitted).

4 The Federal Circuit also has held that “particular” refers to a single one.
5 In *Wisconsin Alumni Research Foundation v. Apple Inc.*, the Federal Circuit reversed the
6 denial of a motion for judgment as a matter of law of no infringement and determined that
7 none of the accused products practiced the limitation of “[a/the] *particular* [load]
8 instruction.” 905 F.3d 1341, 1346-47 (Fed. Cir. 2018) (emphasis added). In the Federal
9 Circuit’s opinion, the plain meaning of “particular” in view of the patent required
10 association with a *single* load instruction, *not* association with *multiple* load instructions.
11 *Id.* at 1348 (“In our view, the plain meaning of ‘particular,’ as understood by a person of
12 ordinary skill in the art after reading the [asserted] patent, requires the prediction to be
13 associated with a *single load instruction. A prediction that is associated with more than*
14 *one load instruction does not meet this limitation*”) (underlined emphasis original).

15 This plain and ordinary meaning is consistent with the ’181 patent’s claim language,
16 specification, and prosecution history. Claims 1 and 2 require that the “plurality of first
17 [or second] spare memory cells” be “in a particular one of said plurality of first [or second]
18 memory blocks.” They do not state that those “spare memory cells” are in “a block,” in
19 “at least one block,” or just “in said blocks.” Instead, they specifically require the spare
20 cells to be “in a particular one” of the blocks. Interpretation of claims 1 and 2 in a manner
21 that permits the spare memory cells for each plurality to be in more than one block would
22 ignore this explicit language and effectively read the word “particular” out of the claims.
23 *See Felix v. Am. Honda Motor Co.*, 562 F.3d 1167, 1178 (Fed. Cir. 2009) (rejecting
24 proposed construction of term “mounted” that would render adverb “pivotally”
25 meaningless). If the patentee wanted to claim a system in which spare cells for a plurality
26 could be spread throughout more than one block, he could have simply claimed, for
27 example, “a plurality of first [second] spare memory cells arranged in a matrix of rows and
28 columns in ~~a particular one of~~ said plurality of first [second] memory blocks.” He did not.

1 The specification further confirms that the patentee viewed his invention as one
2 wherein the spare cells for each plurality of memory blocks are contained in just one block
3 of the plurality. *See Abbott Labs. v. Sandoz, Inc.*, 566 F.3d 1282, 1288 (Fed. Cir. 2009)
4 (“[C]laims cannot enlarge what is patented beyond what the inventor has described as the
5 invention.”) (citation omitted). Indeed, the ’181 patent confirms that this feature is the
6 invention: “in a semiconductor memory device *according to the present invention*, spare
7 lines are provided *together as a single array*, [and] a plurality of memory mats are provided
8 corresponding to the spare arrays.” (’181 Patent, 6:62-67) (emphasis added). Such
9 statements, which relate to features of the “present invention,” serve to limit and define the
10 scope of the claims. *See, e.g., Verizon Servs Corp. v. Vonage Holdings Corp.*, 503 F.3d
11 1295, 1308 (Fed. Cir. 2007). Thus, even if the claims did not already make clear that all
12 the spare cells must be located in one block, the specification emphasizes that this is a
13 feature of the “present invention.”

14 The Court concludes that the phrase “in a particular one” requires that the spare cells
15 be in only one, and not more than one, block of each plurality of memory blocks.

16 **C. The ’296 Patent**

17 The ’296 patent relates to activating and deactivating input buffers in semiconductor
18 devices. When a signal is input to a semiconductor device, the device typically contains
19 an input buffer to drive the signal through the chip. In the active state, the buffer allows
20 the input signal to pass through to the output. In the inactive state, the buffer blocks the
21 signal passage. A buffer may also have an enable input that activates and deactivates the
22 buffer. To reduce power consumption, a semiconductor device may have low power modes
23 in which internal signals, and their corresponding input buffers, are disabled.

24 Limestone accuses Defendants of infringing independent apparatus claim 13 and its
25 dependent claims 14 and 15.
26
27
28

1 **1. Claim 13: “a signal specifying whether control on said signal**
2 **input circuitry by an operation activation signal is valid”**

Limestone’s Construction	Defendants’ Construction
No construction necessary.	“a signal that is independent from the operation activation signal and that determines whether the operation activation signal may be used to activate and deactivate the signal input circuitry.”

7 Defendants believe that claims construction is necessary to make explicit a concept
8 which supposedly underlies the claims language. Specifically, Defendants seek to construe
9 the relevant language as describing “a signal that is *independent from* the operation
10 activation signal and that determines whether the operation activation signal may be used
11 to *activate and deactivate the signal input circuitry.*”

12 Limestone responds that no construction is necessary. Claim 13 already separately
13 recites (1) an operation activation signal (“Activation Signal”) and (2) a signal specifying
14 whether that activation signal is valid (“Validation Signal”). There is no technical basis
15 for arguing that these signals must be independent. Adding the requirement that these
16 signals be independent creates ambiguity where there was none.


17 Claim 13 recites, in part, “register circuitry for storing a signal specifying whether
18 control on said signal input circuitry by an operation activation signal is valid, said
19 operation activating signal indicating whether an external signal is a valid signal.” The
20 latter portions of the claim further describe the output of the activation control circuit,
21 determined based on the state of the respective signals. The claim does not require the
22 signals to be “independent” or say anything about how the signals may or may not relate
23 to other signals. Moreover, both signals are part of the claimed mechanism for activating
24 and deactivating the signal input circuitry, and thus the concept of “independent from” is
25 directly contrary to the claim. A POSITA readily understands from the claim language
26 that it is not necessary to declare that the Activation Signal is independent from the
27 Validation Signal, because this disclosure does not impact the teaching of the invention.
28

1 The plain and ordinary understanding of the patent does not require any relationship
2 between these two signals.

3 Further, the meaning of “valid” in the disputed claim phrase is apparent from claim
4 13 as a whole. According to the claim, when the stored signal in the register circuitry
5 indicates that control of activation and deactivation by the operation activation signal is
6 “valid,” the “activation control circuit selectively activates said signal input circuitry
7 according to said operation activation signal.” When the stored signal indicates that control
8 on the signal input circuitry by the operation activation signal is “invalid,” the activation
9 control circuit responds by “holding said signal input circuitry in an active state.” (’296
10 Claim, 28:37-38)

11 The specification also supports the conclusion that the two signals work in concert
12 – not independently. The embodiment illustrated in Figs. 17–20 of the ’296 patent
13 describes a CKE reset circuit 62 including a register (62e) that stores a signal used to
14 specify whether control on signal input circuitry by an operation activation signal is valid,
15 i.e., the Validation Signal.


16 In logic design generally, “validation” is equivalent to enabling or qualifying a
17 signal (in common parlance, turning it on and off). For instance, a clock signal can be
18 turned off by a simple technique called clock gating where the clock is turned off when the
19 control signal is disabled (invalidated), as shown by the simple example of a clock below:



20 The control register in the above example receives and stores the Validation Signal.
21

22
23
24
25 The register 62e in Fig. 20 performs the same function; it receives and stores the
26 Validation Signal, which can be changed by an external instruction.
27
28

FIG. 20




One of the main differences between the simple register in the first example and the register (62e) referenced in Fig. 20 is that the latter is an R/S⁶ flip flop registers with many inputs controlling its stored data. Another difference is that the output that generates the EN (or ENCLK) signal is a simple wire, whereas, in Fig. 20, there are multiple connections and logical gates that collectively generate the Activation Signal.

In this sense, the Validation Signal and Activation Signal work in tandem and can be deemed related or “interdependent.” Accordingly, it would do violence to the claim language to insert the adjective “independent” to describe the two signals.

Fig. 21 shows the relationship between the Validation Signal (represented by ϕA) and the output of the control register (62e), which is the Activation Signal (represented by ENCLK).

⁶ “R/S” means reset/ set.

FIG. 21



For the foregoing reasons, the Court construes “[register circuitry for storing] a signal specifying whether control on said signal input circuitry by an operation activation signal is valid” to mean a signal that is merely distinct – not independent – from the operation activation signal that determines whether the operation activation signal may be used to activate and deactivate the signal input circuitry.

2. Claim 13: “an activation control circuit . . .”

Limestone’s Construction	Defendants’ Construction
This is not a means-plus-function limitation. If the Court finds otherwise, then the corresponding structure is the composite gate 62i illustrated in Fig. 20 and described at 23:33–41.	This is a means-plus-function limitation. Corresponding Structure: Indefinite – no corresponding structure.

The parties dispute whether the claims language operates as a means-plus-function description pursuant to 35 U.S.C. 112, ¶ 6. According to Defendants, the subject language recites generic terms that provide no structure (“activation control circuit”) to perform functions, namely, “selectively activating said signal input circuitry” and “holding said signal input circuitry in an active state all the times.” Defendants further contend that the ’296 specification fails to describe any structure that performs these functions, claim 13 and the claims that depend on it are indefinite.

1 Limestone contends that the subject language does not rely on a means-plus-
2 function description, because it references an “activation control circuit” that performs
3 certain logical operations, including receiving the Activation Signal and Validation Signal.
4 According to Limestone, a POSITA would recognize a limited selection of structures
5 capable of performing the described functions.

6 The Court finds that Limestone fails to identify sufficient structure in the claims to
7 avoid the application of Section 112, ¶ 6. The Federal Circuit has expressly declined to
8 hold that the term “circuit” is sufficient to avoid application of Section 112, ¶ 6. *Apex Inc.*
9 *v. Raritan Computer, Inc.*, 325 F.3d 1364, 1373 (Fed. Cir. 2003) (“[W]e do not find it
10 necessary to hold that the term ‘circuit’ by itself always connotes sufficient structure”).
11 More recently, in *Williamson v. Citrix Online, LLC*, the Federal Circuit held that for a claim
12 limitation expressed in functional language without using the word “means,” the
13 presumption against application of Section 112, ¶ 6 can be overcome without showing that
14 the limitation is “essentially [] devoid of anything that can be construed as structure.” 792
15 F.3d 1339, 1349 (Fed. Cir. 2015). Thus, the *Williamson* test does not require an absolute
16 lack of structure to invoke Section 112, ¶ 6. *Id.* The presumption is overcome when the
17 challenger establishes by a preponderance of the evidence that “the claim term fails to
18 recite sufficiently definite structure or else recites function without reciting sufficient
19 structure for performing that function.” *Zeroclick LLC v. Apple, Inc.*, 891 F.3d 1003, 1007
20 (Fed. Cir. 2018) (quoting *Williamson*, 792 F.3d at 1349) (internal quotations omitted).

21 Applying *Williamson*, courts have analyzed “circuit” claim terms on a case-by-case
22 basis to determine whether the term fails to recite sufficiently definite structure that
23 performs the claimed function. See *Koninklijke Philips N.V. v. ZOLL Lifecor Corp.*, No.
24 2:12-CV-1369, 2015 WL 12781199, at *14 (W.D. Pa. Aug. 28, 2015) (holding that claim
25 term “a connecting mechanism forming an electrical circuit with the energy source and the
26 electrodes when the electrodes are attached to a patient” was a means-plus-function
27 limitation because “[t]he term ‘circuit’ here is plainly being used here in its generic sense
28 as ‘the complete path of an electric current including usually the source of electric energy.’

1 [2 1349.](http://www.merriamwebster.com/dictionary/circuit.)

3 Defendants have submitted evidence (which Limestone does not dispute) that, in
4 the context of the '296 patent, the plain and ordinary meaning of the word "circuit" is a
5 "combination of electrical components interconnected to perform a particular task."
6 (8/27/19 Pedram Decl. ¶ 99). These components perform logical operations – but the
7 reference to logical operations in the disputed term does not limit the selection of
8 components that may perform such logical operations. (*Id.*, ¶¶ 100-102). Indeed,
9 Limestone's own expert, Dr. Khatri concedes that in this context, "it is well-known in the
10 art that different logic gates and signal polarities can be used interchangeably to achieve
11 the same result." (Khatri Infringement Report, ¶ 123). For a given logic function, an
12 infinite number of different logic gate combinations may perform the function. (8/27/19
13 Pedram Decl. ¶ 101.)

14 The claim language reciting the functions of the "activation control circuit," which
15 Limestone characterizes as "logical relationships" between claim elements, says nothing
16 about the structure of the circuit. *MTD Products Inc. v. Iancu* 2019 WL 3770828 (Fed.
17 Cir. Aug. 12, 2019). There, the Federal Circuit held that "mechanical control assembly" is
18 a means-plus-function limitation even though the claim described that the "mechanical
19 control assembly" is "coupled to the left and right drive units" and described functions of
20 the assembly in logical terms:

21 the mechanical control assembly being configured such that ***if the speed control***
22 ***member is shifted from*** (a) a forward position in which the left drive wheel is
23 rotating in a forward direction at a first forward speed and the right drive wheel
24 is rotating in a forward direction at a second forward speed that is ***less than*** the
25 first forward speed as a result of the steering device being in a first right turn
26 position ***to*** (b) a reverse position ***while*** the first right turn position of the steering
27 device is maintained, ***then the left drive wheel will rotate in a reverse direction***
28

1 at a first reverse speed *and the right drive wheel will rotate in a reverse*
2 *direction* at a second reverse speed that is less than the first reverse speed.
3 *Id.*, at *5-7 (Fed. Cir. Aug. 12, 2019).

4 Thus, logical, functional descriptions of a claim limitation are not a substitute for
5 corresponding structure. Here, a POSITA would not understand the term “activation
6 control circuit” and the remaining claim language to provide “a sufficiently definite
7 meaning as the name for structure.” *Williamson*, 792 F.3d at 1349. The claim merely
8 recites functions of activating, deactivating, and holding an input buffer active. Nothing
9 suggests what types of logic circuits are used implement these functions. Thus, because
10 the specification does not disclose the corresponding structure to perform the claimed
11 functions, Section 112, ¶ 6 applies.

12 Anticipating that this might be the case, Limestone asserts as a fallback position
13 that, if the subject language is construed as a means-plus-function claim, then the
14 corresponding structure is the composite gate 62i illustrated in Fig. 20 and described at
15 23:33-41 of the '296 patent. However, neither in its Opening Brief nor in its Response
16 does Limestone demonstrate in what manner Fig. 20 is the corresponding structure for the
17 “activation control circuit.” Instead, Limestone directs the Court, without explanation, to
18 review Paragraphs 64-66 of the declaration of its expert, Dr. Khatri. As Defendants point
19 out, Dr. Khatri uses a modified version of Fig. 20 that differs in several material respects
20 from the Fig. 20 illustrated in the specification. Hence that extrinsic evidence is entitled to
21 no weight. An expert’s statements cannot be used to “rewrite the patent’s specification” to
22 provide corresponding structure for a means-plus-function limitation. *Omega Eng'g, Inc.*
23 *v. Raytek Corp.*, 334 F.3d 1314, 1332 (Fed. Cir. 2003); *see also Vitronics Corp. v.*
24 *Conceptronic, Inc.*, 90 F.3d 1576, 1584 (Fed. Cir. 1995) (extrinsic evidence may not be
25 used to contradict the specification).

26 In conclusion, the Court construes the subject language as a means-plus-function
27 claim pursuant to 35 U.S.C. 112, ¶ 6. Given the absence of any corresponding structure
28 necessary to satisfy that provision, the Court concludes that Defendants have shown by

1 clear and convincing evidence that the claim is indefinite. The entire limitation after “for”
2 in this claim fails to teach a POSITA the necessary structure for the invention.
3

4 **IV. Disposition**

5 For the reasons stated above, the Court construes the disputed terms as follows:
6

7 Dated: September 11, 2019
8



9 DAVID O. CARTER
10 U.S. District Judge

11 **‘504 Patent**

- 12 • Claim 1: “said receiving serial data” means the “external data signals” that the input
13 buffer circuit receives “continuously and sequentially.”
- 14 • Claim 1: “register output selecting means . . .” is a means-plus-function limitation and the
15 Court finds the corresponding structure register output selector 52 of Fig. 5 includes
16 connections L1-L4.
- 17 • Claim 1: “external address signal” means a signal, generated outside the semiconductor
18 memory, used to distribute data signals to internal data buses.
- 19 • Claim 1: “a plurality of cascade-connected registers” refers to registers arranged in series
20 with the output of each stage connected to the input of the subsequent stage such that as
21 each additional bit is input, it causes the already-input bits to shift through the series of
22 connected registers.
- Claims 1 and 2: “reference clock signal” means a periodic signal with a fixed frequency
that is used for synchronization.
- Claim 2: “a buffer output control means . . .” is a means-plus-function limitation and the
Court finds the corresponding structure for the output controller (54) of Fig. 5 includes
the links to input (L3 and L4) and output (IOBUS(E) and IOBUS(O)).

23 **‘181 Patent**

- 24 • Claim 1: “a plurality of first memory blocks . . . the first memory blocks aligned in the
25 column direction” means “two or more memory blocks aligned in the column direction.”
- 26 • Claims 1 and 2: “each row of said plurality of first [second] spare memory cells being
27 capable of replacing a defective row including a defective first normal memory cell in
28 said plurality of first [second] memory block.” The Court concludes that the word “a”
should be given its plain meaning and not construed to mean “all.” The Court further

1 concludes that Defendants’ proposed restriction whereby first spare memory can only
2 replace a defective row located in the plurality of first memory blocks is incorrect.

- 3 • Claim 2: “a plurality of second memory blocks arranged alternatively with said plurality
4 of first memory blocks along the column direction” is not indefinite or meaningless. The
5 Court concludes that the language refers to the alignment of some (but not necessarily all)
6 of second memory blocks in the same column direction.
- 7 • Claims 1 and 2: “a plurality of first [second] spare memory cells arranged in a matrix of
8 rows and columns in a particular one of said plurality of first [second] memory blocks”
9 requires that the spare cells be in only one, and not more than one, block of each plurality
10 of memory blocks.

11 **‘296 Patent**

- 12 • Claim 13: “a signal specifying whether control on said signal input circuitry by an
13 operation activation signal is valid” means a signal that is merely distinct – not
14 independent – from the operation activation signal that determines whether the operation
15 activation signal may be used to activate and deactivate the signal input circuitry.
- 16 • Claim 13: “an activation control circuit . . . ” is a means-plus-function limitation with no
17 corresponding structure. The Court finds this claim is indefinite.